



TFT LCD Approval Specification

MODEL NO.: N156B6-L0D

Customer : Acer

Approved by : _____

Note :

核准時間	部門	審核	角色	投票
2009-09-28 11:07:57	NB 產品管理處	<div>方 2009.09.28 健 穎</div>	Director (deputy)	Accept

- CONTENTS -

REVISION HISTORY	4
1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	
1.2 FEATURES	
1.3 APPLICATION	
1.4 GENERAL SPECIFICATIONS	
1.5 MECHANICAL SPECIFICATIONS	
2. ABSOLUTE MAXIMUM RATINGS	6
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	
2.2 ELECTRICAL ABSOLUTE RATINGS	
3. ELECTRICAL CHARACTERISTICS	8
3.1 TFT LCD MODULE	
3.2 BACKLIGHT UNIT	
4. BLOCK DIAGRAM	12
4.1 TFT LCD MODULE	
4.2 BACKLIGHT UNIT	
5. INPUT TERMINAL PIN ASSIGNMENT	13
5.1 TFT LCD MODULE	
5.2 TIMING DIAGRAM OF LVDS INPUT SIGNAL	
5.3 COLOR DATA INPUT ASSIGNMENT	
5.4 EDID DATA STRUCTURE	
6. CONVERTER	20
6.1 ABSOLUTE MAXIMUM RATINGS	
6.2 RECOMMENDED OPERATING RATINGS	
7. INTERFACE TIMING	22
7.1 INPUT SIGNAL TIMING SPECIFICATIONS	
7.2 POWER ON/OFF SEQUENCE	
8. OPTICAL CHARACTERISTICS	25
8.1 TEST CONDITIONS	
8.2 OPTICAL SPECIFICATIONS	
9. PRECAUTIONS	29
9.1 HANDLING PRECAUTIONS	
9.2 STORAGE PRECAUTIONS	
9.3 OPERATION PRECAUTIONS	
10. PACKING	30
10.1 CARTON	
10.2 PALLET	
11. DEFINITION OF LABELS	32
11.1 CMO MODULE LABEL	
11.2 CARTON LABEL	



Issued Date: Sep. 16, 2009

Model No.: N156B6-L0D

Approval

12. SYSTEM COVER DESIGN NOTICE	-----	34
12. MECHANICAL DRAWING	-----	37

**REVISION HISTORY**

Version	Date	Page (New)	Section	Description
Ver. 3.0	Sep.16, 2009	All	All	Approval spec is first issued

1. GENERAL DESCRIPTION

1.1 OVERVIEW

N156B6-L0D is a 15.6" (15.547" diagonal) TFT Liquid Crystal Display module with LED Backlight unit and 40 pins LVDS interface. This module supports 1366 x 768 HD mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction.

1.2 FEATURES

- HD (1366 x 768 pixels) resolution
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock
- WLED
- LED converter embedded

1.3 APPLICATION

- TFT LCD Notebook

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	344.232 (H) x 193.536 (V) (15.547" Diagonal)	mm	(1)
Bezel Opening Area	347.36(H)x196.59(V)	mm	
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1366 x R.G.B. x 768	pixel	-
Pixel Pitch	0.252 (H) x 0.252 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), Glare	-	-

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal(H)	359	359.5	360	mm	(1)
	Vertical(V) W/o PCB and Hinge	206	206.5	207	mm	
	Vertical(V) With PCB and Hinge	223.3	223.8	224.3	mm	
	Vertical(V) With PCB W/o Hinge	217	217.5	218	mm	
	Thickness(T)	-	3.5	3.8	mm	
Glass Thickness	CF	0.45	0.5	0.55	mm	
	TFT	0.45	0.5	0.55	mm	
Weight		-	410	425	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT


Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)
Shock (Non-Operating)	S _{NOP}	-	220/2	G/ms	(3), (5)
Vibration (Non-Operating)	V _{NOP}	-	1.5	G	(4), (5)

Note (1) (a) 90 %RH Max. (Ta ≤ 40 °C).

(b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).

(c) No condensation.

Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.




Note (3) 1 time for $\pm X, \pm Y, \pm Z$. for Condition (220G / 2ms) is half Sine Wave,.

Note (4) 10~500 Hz, 0.5hr/cycle 1cycle for X,Y,Z

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

The fixing condition is shown as below:

At Room Temperature





2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)
Logic Input Voltage	V _I	-0.3	VCCS+0.3	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

2.2.2 BACKLIGHT UNIT

Item	Value		Unit	Note
	Min	Max.		
LED Light Bar Power Supply Voltage	-45	30.6	V _{DC}	(1), (2)
LED Light Bar Power Supply Current	0	95	mA _{DC}	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for LED (Refer to Section 3.2 for further information).

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

 $T_a = 25 \pm 2\text{ }^{\circ}\text{C}$


Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	-
Ripple Voltage		V _{RP}	-	50	-	mV	-
Inrush Current		I _{INRUSH}	-	-	1.5	A	(2)
Initial Stage Current		I _{IS}	-	-	1.0	A	(2)
Power Supply Current	White	I _{CC}	-	250	310	mA	(3)a
	Black		-	375	430	mA	(3)b
LVDS Differential Input High Threshold		V _{TH(LVDS)}	-	-	+100	mV	(4), V _{CM} =1.2V
LVDS Differential Input Low Threshold		V _{TL(LVDS)}	-100	-	-	mV	(4) V _{CM} =1.2V
LVDS Common Mode Voltage		V _{CM}	1.125	-	1.375	V	(4)
LVDS Differential Input Voltage		V _{ID}	100	-	600	mV	(4)
LVDS Terminating Resistor		R _T	-	100	-	Ohm	-
CE_EN Input Voltage	High Level	V _{IHCE}	3.3	-	4	V	-
	Low Level	V _{ILCE}	0	-	0.5	V	-
CABC_EN Input Voltage	High Level	V _{IHCABC}	3.3	-	4	V	-
	Low Level	V _{ILCABC}	0	-	0.5	V	-
Power per EBL WG		PEBL	-	1.94	-	W	(5)


Note (1) The ambient temperature is $T_a = 25 \pm 2\text{ }^{\circ}\text{C}$.

Note (2) I_{RUSH}: the maximum current when VCCS is rising

I_{IS}: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.



VCCS rising time is 0.5ms


Note (3) The specified power supply current is under the conditions at $V_{CCS} = 3.3\text{ V}$, $T_a = 25 \pm 2\text{ }^{\circ}\text{C}$, DC Current and $f_v = 60\text{ Hz}$, whereas a power dissipation check pattern below is displayed.

a. White Pattern





Active Area

b. Black Pattern



Active Area

Note (4) The parameters of LVDS signals are defined as the following figures.

Single Ended**Differential**



Issued Date: Sep. 16, 2009

Model No.: N156B6-L0D

Approval

Note (5) The specified power are the sum of LCD panel electronics input power and the converter input power. Test conditions are as follows.

(a) $V_{CCS} = 3.3\text{ V}$, $T_a = 25 \pm 2\text{ }^{\circ}\text{C}$, $f_v = 60\text{ Hz}$,

(b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.


(c) Luminance: 60 nits.

3.2 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
LED Light Bar input Voltage	V _L	27	28.8	30.6	V	(1) Duty 100%
LED Light Bar input Current	I _L	90.25	95	99.75	mA	
Power Consumption	P _L	2.43	2.74	3.05	W	(3) I _L = 95 mA Duty=100%
LED Life Time	L _{BL}	12000			Hrs	(4)

Note (1) LED light bar configuration is shown as below.




Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3) $P_L = I_L \times V_L$

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2°C and I_L = 20.0mA (Per EA) until the brightness becomes ≤ 50% of its original value.

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE





5. INPUT TERMINAL PIN ASSIGNMENT


5.1 TFT LCD MODULE

Pin	Symbol	Description	Polarity	Remark
1	NC	No Connection (Reserve)		
2	VCCS	Power Supply (3.3V typ.)		
3	VCCS	Power Supply (3.3V typ.)		
4	VEDID	DDC 3.3V Power		
5	NC	No Connection (Reserved for CMO test)		
6	CLKEDID	DDC Clock		
7	DATAEDID	DDC Data		
8	Rxin0-	LVDS Differential Data Input	Negative	R0-R5, G0
9	Rxin0+	LVDS Differential Data Input	Positive	
10	VSS	Ground		
11	Rxin1-	LVDS Differential Data Input	Negative	G1~G5, B0, B1
12	Rxin1+	LVDS Differential Data Input	Positive	
13	VSS	Ground		
14	Rxin2-	LVDS Differential Data Input	Negative	B2-B5,HS,VS, DE
15	Rxin2+	LVDS Differential Data Input	Positive	
16	VSS	Ground		
17	RxCLK-	LVDS Differential Clock Input		
18	RxCLK+	LVDS Differential Clock Input		
19	CE_EN	Color Engine Enable Input		
20	NC	No Connection (Reserve)		
21	NC	No Connection (Reserve)		
22	VSS	Ground		
23	NC	No Connection (Reserve)		
24	NC	No Connection (Reserve)		
25	VSS	Ground		
26	NC	No Connection (Reserve)		
27	NC	No Connection (Reserve)		
28	VSS	Ground		
29	NC	No Connection (Reserve)		
30	NC	No Connection (Reserve)		
31	LED_GND	LED Ground		
32	LED_GND	LED Ground		
33	LED_GND	LED Ground		
34	NC	No Connection (Reserve)		
35	LED_PWM	PWM Control Signal of LED Converter		
36	LED_EN	Enable Control Signal of LED Converter		
37	CABC_EN	CABC Enable Input		
38	LED_VCCS	LED Power		
39	LED_VCCS	LED Power		
40	LED_VCCS	LED Power		

Note (1) Connector Part No.: IPEX-20455-040E-12 or equivalent

Note (2) User's connector Part No: IPEX-20453-040T-01 or equivalent

Note (3) The first pixel is odd as shown in the following figure.




Note (4) The setting of Color engine and CABC function are as follows.

Pin	Enable	Disable
CE_EN	Hi	Lo or Open
CABC_EN	Hi	Lo or Open

Hi = High level, Lo = Low level.

5.2 TIMING DIAGRAM OF LVDS INPUT SIGNAL



5.3 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																	
		Red						Green						Blue					
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	
Gray Scale Of Green	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0	
Gray Scale Of Blue	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1	
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	
Blue(63)	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	

Note (1) 0: Low Level Voltage, 1: High Level Voltage



5.4 EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPD1 standards.

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CMO")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AF	10101111
10	0A	ID product code (N156B6-L0D)	90	10010000
11	0B	ID product code (hex LSB first; N156B6-L0D)	15	00010101
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed "00H")	1F	00011111
17	11	Year of manufacture (fixed "00H")	13	00010011
18	12	EDID structure version # ("1")	01	00000001
19	13	EDID revision # ("3")	03	00000011
20	14	Video I/P definition ("digital")	80	10000000
21	15	Max H image size ("34.42cm")	22	00100010
22	16	Max V image size ("19.35cm")	13	00010011
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("Active off, RGB Color")	0A	00001010
25	19	Red/Green (Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0)	D1	11010001
26	1A	Blue/White (Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0)	F5	11110101
27	1B	Red-x (Rx = "0.577")	93	10010011
28	1C	Red-y (Ry = "0.364")	5D	01011101
29	1D	Green-x (Gx = "0.348")	59	01011001
30	1E	Green-y (Gy = "0.563")	90	10010000
31	1F	Blue-x (Bx = "0.151")	26	00100110
32	20	Blue-y (By = "0.116")	1D	00011101
33	21	White-x (Wx = "0.313")	50	01010000
34	22	White-y (Wy = "0.329")	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001



41	29	Standard timing ID # 2	01	00000001
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("75.4MHz", According to VESA CVT Rev1.1)	74	01110100
55	37	# 1 Pixel clock (hex LSB first)	1D	00011101
56	38	# 1 H active ("1366")	56	01010110
57	39	# 1 H blank ("194")	C2	11000010
58	3A	# 1 H active : H blank ("1366 :194")	50	01010000
59	3B	# 1 V active ("768")	00	00000000
60	3C	# 1 V blank ("38")	26	00100110
61	3D	# 1 V active : V blank ("768 :38")	30	00110000
62	3E	# 1 H sync offset ("31")	1F	00011111
63	3F	# 1 H sync pulse width ("65")	41	01000001
64	40	# 1 V sync offset : V sync pulse width ("4 : 12")	4C	01001100
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("31: 65 : 4 : 12")	00	00000000
66	42	# 1 H image size ("344 mm")	58	01011000
67	43	# 1 V image size ("194 mm")	C2	11000010
68	44	# 1 H image size : V image size ("344 : 194")	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	18	00011000
72	48	Detailed timing description # 2	00	00000000
73	49	# 2 Flag	00	00000000
74	4A	# 2 Reserved	00	00000000
75	4B	# 2 FE (hex) defines ASCII string (Model Name "N156B3-L03", ASCII)	FE	11111110
76	4C	# 2 Flag	00	00000000
77	4D	# 2 1st character of name ("N")	4E	01001110
78	4E	# 2 2nd character of name ("1")	31	00110001
79	4F	# 2 3rd character of name ("5")	35	00110101
80	50	# 2 4th character of name ("6")	36	00110110
81	51	# 2 5th character of name ("B")	42	01000010
82	52	# 2 6th character of name ("6")	36	00110110
83	53	# 2 7th character of name ("-")	2D	00101101
84	54	# 2 8th character of name ("L")	4C	01001100
85	55	# 2 9th character of name ("0")	30	00110000



86	56	# 2 9th character of name ("D")	44	01000100
87	57	# 2 New line character indicates end of ASCII string	0A	00001010
88	58	# 2 Padding with "Blank" character	20	00100000
89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 FE (hex) defines ASCII string (Vendor "CMO", ASCII)	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 1st character of string ("C")	43	01000011
96	60	# 3 2nd character of string ("M")	4D	01001101
97	61	# 3 3rd character of string ("O")	4F	01001111
98	62	# 3 New line character indicates end of ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 FE (hex) defines ASCII string (Model Name"N156B3-L03", ASCII)	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	# 4 1st character of name ("N")	4E	01001110
114	72	# 4 2nd character of name ("1")	31	00110001
115	73	# 4 3rd character of name ("5")	35	00110101
116	74	# 4 4th character of name ("6")	36	00110110
117	75	# 4 5th character of name ("B")	42	01000010
118	76	# 4 6th character of name ("6")	36	00110110
119	77	# 4 7th character of name ("-")	2D	00101101
120	78	# 4 8th character of name ("L")	4C	01001100
121	79	# 4 9th character of name ("0")	30	00110000
122	7A	# 4 9th character of name ("D")	44	01000100
123	7B	# 4 New line character indicates end of ASCII string	0A	00001010
124	7C	# 4 Padding with "Blank" character	20	00100000
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	30	00110000

6. CONVERTER SPECIFICATION

6.1 ABSOLUTE MAXIMUM RATINGS

Symbol	Ratings
LED_VCCS	-0.3V~25V
LED_PWM	-0.3~5.0V
LED_EN	-0.3V~5.0V


6.2 RECOMMENDED OPERATING RATINGS


Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Converter Input power supply voltage	LED_Vccs	7.0	12.0	20.0	V	
Converter Rush Current	I _{LED_RUSH}	-	-	1.5	A	(1)
Converter Initial Stage Current	I _{LED_IS}	-	-	1.5	A	(1)
EN Control Level	Backlight On	2.3	-	4.0	V	
	Backlight Off	0	-	0.5	V	
PWM Control Level	PWM High Level	2.3	-	4.0	V	
	PWM Low Level	0	-	0.5	V	
PWM Control Duty Ratio		10	-	100	%	
		5	-	100	%	(2)
PWM Control Permissive Ripple Voltage	V _{PWM_pp}	-	-	100	mV	
PWM Control Frequency	f _{PWM}	190	-	2K	Hz	(3)
LED Power Current	LED_VCCS =Min.	387	460	545	mA	(4)
	LED_VCCS =Typ.	226	268	318	mA	(4)
	LED_VCCS =Max.	135	161	191	mA	(4)

Note (1) I_{LED_RUSH}: the maximum current when LED_VCCS is rising,

I_{LED_IS}: the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 °C, f_{PWM} = 200 Hz, Duty=100%.



VLED rising time is 0.5ms

Note (2) If the PWM control duty ratio is less than 10%, there is some possibility that acoustic noise or backlight flash can be found. And it is also difficult to control the brightness linearity.

Note (3) If PWM control frequency is applied in the range less than 1KHz, the “waterfall” phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f_{PWM} should be in the range

$$(N + 0.4) * f \leq f_{PWM} \leq (N + 0.6) * f$$

N : Integer ($N \geq 3$)

f : Frame rate

Note (4) The specified LED power supply current is under the conditions at “LED_VCCS = Min., Typ., Max.”,
 $T_a = 25 \pm 2^\circ\text{C}$, $f_{PWM} = 200\text{ Hz}$, Duty=100%.

7. INTERFACE TIMING


7.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.


Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
DCLK	Frequency	1/Tc	70	75.4	80	MHz	-
DE	Vertical Total Time	TV	778	806	814	TH	-
	Vertical Active Display Period	TVD	768	768	768	TH	-
	Vertical Active Blanking Period	TVB	TV-TVD	38	TV-TVD	TH	-
	Horizontal Total Time	TH	1512	1560	1608	Tc	-
	Horizontal Active Display Period	THD	1366	1366	1366	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	194	TH-THD	Tc	-

Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored.

INPUT SIGNAL TIMING DIAGRAM



7.2 POWER ON/OFF SEQUENCE



Timing Specifications:

$$0.5 \leq t_1 \leq 10 \text{ ms}$$

$$0 \leq t_2 \leq 50 \text{ ms}$$

$$0 \leq t_3 \leq 50 \text{ ms}$$

$$t_4 \geq 500 \text{ ms}$$

$$t_5 \geq 200 \text{ ms}$$

$$t_6 \geq 200 \text{ ms}$$

$$0.5 \leq t_7 \leq 10 \text{ ms}$$

$$0.5 \leq t_A \leq 10 \text{ ms}$$

$$0 < t_B \leq 10 \text{ ms}$$

$$t_C \geq 10 \text{ ms}$$

$$t_D \geq 10 \text{ ms}$$

$$t_E \geq 10 \text{ ms}$$

$$t_F \geq 10 \text{ ms}$$



Issued Date: Sep. 16, 2009

Model No.: N156B6-L0D

Approval

- Note (1) Please follow the power on/off sequence described above. Otherwise, the LCD module might be damaged.
- Note (2) Please avoid floating state of interface signal at invalid period. When the interface signal is invalid, be sure to pull down the power supply of LCD VCCS to 0 V.
- Note (3) The Backlight converter power must be turned on after the power supply for the logic and the interface signal is valid. The Backlight converter power must be turned off before the power supply for the logic and the interface signal is invalid.
- Note (4) Please follow the LED converter power sequence as above. If the customer could not follow, it might cause backlight flash issue during display ON/OFF or damage the LED backlight controller

8. OPTICAL CHARACTERISTICS

8.1 TEST CONDITIONS


Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V _{CC}	3.3	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
LED Light Bar Input Current	I _L	95	mA

The measurement methods of optical characteristics are shown in Section 8.2. The following items should be measured under the test conditions described in Section 8.1 and stable environment shown in Note (5).

8.2 OPTICAL SPECIFICATIONS

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note	
Contrast Ratio		CR	$\theta_x=0^\circ, \theta_Y=0^\circ$ Viewing Normal Angle	300	500	-	-	(2), (5)	
Response Time		T _R		-	3	5	ms	(3)	
		T _F		-	5	11	ms		
Average Luminance of White		L _{Ave}		170	200	-	cd/m ²	(4), (6)	
Color Chromaticity	Red	R _x		TYP. -0.03	TYP. +0.03	0.577	-	(1)	
		R _y				0.364	-		
	Green	G _x				0.348	-		
		G _y				0.563	-		
	Blue	B _x				0.151	-		
		B _y				0.116	-		
	White	W _x	0.313			-			
		W _y	0.329			-			
Viewing Angle	Horizontal	θ _x +	CR≥10	40	45	-	Deg.	(1),(5)	
		θ _x -		40	45				
	Vertical	θ _y +		15	20				-
		θ _y -		40	45				
White Variation of 5 Points		ΔW _{5p}	$\theta_x=0^\circ, \theta_Y=0^\circ$	75	85	-	%	(5),(6)	

Note (1) Definition of Viewing Angle (θ_x , θ_y):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = L_{63} / L_0$$


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

$$CR = CR(1)$$

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R , T_F):



Note (4) Definition of Average Luminance of White (L_{AVE}):


Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

$L(x)$ is corresponding to the luminance of the point X at Figure in Note (6)

Note (5) Measurement Setup:


The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

$$\delta W_{5p} = \{ \text{Minimum } [L(1) + L(2) + L(3) + L(4) + L(5)] / \text{Maximum } [L(1) + L(2) + L(3) + L(4) + L(5)] \} * 100\%$$



9. PRECAUTIONS

9.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

9.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

9.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

10. PACKING

10.1 CARTON




Figure. 10-1 Packing method

10.2 PALLET





Figure. 10-2 Packing method

11. DEFINITION OF LABELS

11.1 CMO MODULE LABEL


The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Model Name: N156B6 - L0D

(b) Revision: Rev. XX, for example: C1, C2 ...etc.

(c) Serial ID: XXXXXXXXYMDLNNNN



(d) Production Location: MADE IN XXXX. XXXX stands for production location.

(e) UL logo: "AAAA" especially stands for panel manufactured by CMO China satisfying UL requirement.

"LEOO" and "COCKN" is the CMO's UL factory code for Ningbo factory..

Serial ID includes the information as below:

(a) Manufactured Date: Year: 1~9, for 2001~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

(b) Revision Code: cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



Issued Date: Sep. 16, 2009

Model No.: N156B6-L0D

Approval

11.2 CARTON LABEL



CHI MEI OPTOELECTRONICS

PO.NO. _____

Part ID. _____



Model Name N156B6-L0D




Carton ID. _____ Quantities 25

Made in XXXX

GP
RoHS

12. SYSTEM COVER DESIGN NOTICE

1.	Design gap A between panel & any components on system cover
	 <p>Max. Thickness</p> <p>System cover inner surface</p> <p>Components, foreign objects, wire, cable or extrusion on system cover inner surface.</p> <p>Panel Module</p> <p>A</p>
Definition	<p>a). Sufficient gap between panel & system is a must for preventing from backpack or pogo test fail.</p> <p>b). Zero gap from panel's maximum thickness boundary to any components, foreign objects, wire, cable or extrusion on system cover inner surface is forbidden.</p>
2	Design gap B1 & B2 between panel & protrusions
	 <p>B1</p> <p>Protrusion</p> <p>Protrusion</p> <p>B2</p>
Definition	<p>2.0mm min. gap is recommended between panel & protrusions for preventing from shock related failures.</p>


3	Design gap C between system front bezel & panel surface.
	 <p>System front bezel</p> <p>LCD</p> <p>Backlight</p> <p>Panel Backcover</p>
Definition	<p>a). Sufficient gap between system front bezel & panel surface is a must for preventing from pooling or glass broken.</p> <p>b). Zero gap or interference is forbidden.</p>
4	Design gap D1 & D2 between system front bezel & PCB Assembly.
	 <p>System front bezel</p> <p>LCD</p> <p>Backlight</p> <p>PCB with components</p> <p>D1</p> <p>D2</p>
Definition	<p>a). Sufficient gap between system front bezel & PCB assembly is a must for preventing from abnormal display after backpack test, hinge test, twist test or pogo test.</p> <p>b). Zero gap or interference is forbidden.</p>
5	Interference examination of antenna cable and WebCam wire
	 <p>Antenna</p> <p>WebCam</p> <p>WebCam Wire</p> <p>WebCam Wire</p> <p>ok</p> <p>NG</p> <p>NG</p> <p>ok</p>
Definition	<p>a). Antenna cable or WebCam wire overlap with panel outline is forbidden for preventing from abnormal display & white spot after backpack test, hinge test, twist test or pogo test.</p> <p>b). Antenna cable or WebCam wire bypass panel outline is recommended.</p>


**CHI MEI**
OPTOELECTRONICS CORP.

Issued Date: Sep. 16, 2009

Model No.: N156B6-L0D




Approval

6	System inner surface examination
 <p>The diagram illustrates a cross-section of the system's internal components. At the top, a blue rectangular block is labeled 'LCD'. Below it is a green rectangular block labeled 'Backlight'. The 'Backlight' is mounted on a 'Panel rear cover', which is shown as a thin green layer. Below the 'Panel rear cover' is a light blue 'System cover inner surface'. A green rectangular block labeled 'PCB' is mounted on this surface. Two 'Burr' points are indicated by arrows pointing to the edges of the 'PCB' and the 'Panel rear cover'. A 'Step' is indicated by an arrow pointing to a change in the surface level of the 'System cover inner surface'.</p>	
Definition	<p>a). Burr at logo edge, step, protrusion or PCB board will easily cause white spot or glass broken.</p> <p>b). Keeping flat surface underneath backlight is recommended.</p>



3.5 TYP. (3.8 MAX)

3.5 TYP. (3.8 MAX)



NOTES:
1. OUTLINE TOLERANCE : $\pm 0.5\text{mm}$
2. L.VDS : 1-PEX 20455-040E-12 OR EQUIVALENT.
3. FLATNESS : 0.5mm MAX.
4. IN ORDER TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT,
NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN,
WAN OR OTHER FOREIGN OBJECTS OVER COG IC, FPC, TCON AND VR LOCATIONS.

Mark	Description	Date	Changed_By	Approved_By	ECN No.	Remark
	Change version from 1 to A	2009-08-24	LINA	JACKSON	EA04005	

TITLE: Outline Drawing: N5050M-LSC/LB		REV: 01
Approved: CHUNHONG CHANG	Drawing No: N5050M003A	REV: 01
Checked: JACKSON	Part No: NA	
Drawn: LINA	Material: NA	
Designer: LINA	Date: 2009-08-23	Scale: 1:1
CHI MEI OPTOELECTRONICS CORP.		